



A NEW PROGRAMMING LANGUAGE FOR DEVELOPING SOFTWARE ROUTERS

Under the Guidance of Prof. D Manjunath and Prof. Anirudha Sahoo

Vishal Prajapati Indian Institute of Technology, Bombay

MTech Seminar Presented By

Acknowledgment



The graphs and figures are taken from Eddie Kohler's PhD thesis.

Network Diagram is created on "http://www.lovelycharts.com/"

Contents



- 3
- Introduction
- Architecture
- The Programming Language
- Examples
- Evaluation
- Limitations
- Conclusion
- References

Introduction



- History "Routers"
 - Packet forwarders => firewall, load balancer
 - Closed, Static, Inflexible Design.

Solution – "Click"

- Simplicity
- No. of lines code
- Solution of problems simple then normal

Architecture



- 5
- Modular design
- Directed graph
 - Element Class
 - Ports
 - Push
 - Pull
 - Agnostic

Handlers



Click – The Programming Language



Declarative Language

Written in C++

Syntax

h :: Hub q :: Queue FromDevice(eth0) -> [0]h; FromDevice(eth1) -> [1]h; h[0] -> q; h[1] -> q; q -> toDevice(eth0); q -> toDevice(eth1);



------ C++ -----class Hub : public Element { public: Hub(); \sim Hub(); const char *class name() const { return "Hub"; } const char *port_count() const { return "-/="; } const char *processing() const { return PUSH; } const char *flow_code() const { return "#/[^#]"; } void push(int port, Packet* p);

};

Symbols and Semantics









Simple Router



 Queue is the element having both (PUSH and PULL) types of ports.

 FromDevice(eth0)

 Counter

 HashDemux

 RoundRobin...

Implementing Stochastic Fairness Queuing







Implementing RED

11



Implementing Priority flow on the Stochastic Fairness Queuing with dropping mechanism



12











14



IPSec VPN Tunnel Encryption configuration.



IPSec VPN Tunnel Decryption configuration.

IPSec Implementation

Figure Source [4]



Evaluation



- Forwarding path
- Performance of the "Click" diffserv configuration
- Comparison of IP router and non-IP router created with click
- CPU time breakdown

Experimental Setup





- All are having DEC 21140 Tulip 100 Mbit/s PCI Ethernet Controllers.
- Router Host
 - 700 MHz Intel Pentium III CPU
 - Eight Ethernet Controllers are on multi-port cards split across the motherboard's two independent PCI buses.
- Source Hosts
 - 733 MHz Pentium III CPUs
 - Generates the 64-byte packets per second of UDP flow.
- Destination Hosts
 - 200 MHz Pentium Pro CPUs
 - Counts and Discards the packets.

Forwarding Path





Forwarding Path





Performance of the Click diffserv configuration







Comparison of IP router and non-IP router created with click

21





CPU Time Breakdown

22





CPU Time Breakdown (Cont...)



Per element execution time



Stripe
 CheckIPHeader
 GetIPAddress

Classifier

Paint

- LookupIPRoute
- DropBroadcasts
- PaintTee
- IPGWOptions
- FixIPSrc
- DecIPTTL

IPFragmenter

ARPQuerier

Wednesday, April 29, 2009

Limitations



- Limitations of the tool
 - "Click" cannot be used to create the coarse-grained elements.
 - Coarse-grained elements are required when control or data flow doesn't match the flow of packets.
 - Ex. BGP.
 - *"Click"* cannot schedule the CPU per individual flow.
 - It is using stride algorithm for CPU scheduling.
- Limitations of the language
 - Compound element classes
 - Ex. The customized handlers implementation is not possible.
 - Compound elements are an imperfect abstraction mechanism.
 - They do not hide themselves from the user.
 - They are strictly less powerful than native element classes.

Conclusion



Simple design

- Readable language configurations
- Better performance in smaller networks
- Easy to find faults because of modularity

References



- [1] Eddie Kohler, Robert Morris, Benjie Chen, John Jannotti, and M. Frans Kaashoek. The Click modular router. ACM Transactions on Computer Systems, 18(4), November 2000.
- [2] The Click Modular Router Project: http://read.cs.ucla.edu/click/
- [3] Eddie Kohler, Click for Measurement, UCLA Computer Science Department Technical Report TR060010, February 2006
- [4] Benjie Chen and Robert Morris, Flexible Control of Parallelism in a Multiprocessor PC Router, USENIX 2001 Annual Technical Conference, June 2001.